Vax 613 0S Instruction Manual Page 51
- Page / 344
- Table of contents
- BOOKMARKS
Rated. / 5. Based on customer reviews
3.2.1 Interrupt Register (IR)—1.E000.0000
The interrupt register holds the interrupt reasons for machine check interrupts
and I/O interrupts. Its bits are clear on initialization. The register’s format and
contents are:
05 04 03 02 01 0029 28 27 2631 30
M
P
B
P
T
C
T
T
C
O
B
C
T
I
O
I
S
C
I
S
F
I
U
U
U
U
MR−0065−93RAGS
Bit Access Description
0 NA Unused
1 NA Unused
2 R Smart frame buffer (SFB) Interrupt. Sets when the SFB applications-
specific integrated circuit (SFB ASIC) interrupts. Cleared when the
interrupt condition is cleared at the appropriate interrupt bit in the SFB
ASIC.
3 R SCSI Interrupt. Sets when the TCDS ASIC interrupts on
TURBOchannel. Cleared when the interrupt condition is cleared at
the appropriate interrupt bit in the TCDS ASIC.
4 R IOCTL Interrupt. Sets when a TURBOchannel option asserts its
interrupt line. This bit is the OR of all interrupts logged in the IOCTL
ASIC’s system interrupt register. The two TURBOchannel option slot
interrupts are part of system interrupt register.
Cleared when the appropriate bit in the system interrupt register OR
TURBOchannel option slot is cleared.
27 R/W1C
1
BCTagPE. Sets when a Bcache Tag parity error is detected during
a transaction involving the Bcache. Cleared by writing 1 to this bit.
Initializes to 0.
28 R/W1C
1
TC Overrun Err. Sets when a TURBOchannel DMA read or write
transaction crosses an aligned 2K Byte address boundary. The
TURBOchannel slot involved in transaction is stored in TCSR. Cleared
by writing a 1 to this bit. Initializes to zero.
29 R/W1C
1
TC Timeout Error. Sets when an I/O access to the TURBOchannel results
in a timeout condition. The timeout duration is approximately 14
s. The
number of THE TURBOchannel slot involved in the transaction is stored
in TCSR. Cleared by writing 1 to the bit. Initializes to zero.
30 R/W1C
1
Bcache parity error. Sets when a parity error is detected during a
TURBOchannel DMA read that causes data to be returned from cache
rather than memory. The number of the TURBOchannel slot involved
in the transaction is stored in TCSR. Cleared by writing 1 to the bit.
Initializes to zero.
31 R/W1C
1
Memory parity error. Sets when a parity error is detected during
TURBOchannel DMA read from memory. It indicates a parity error
in a memory SIMM. The number of TURBOchannel slot involved in
transaction is stored in TCSR. Cleared by writing 1 to the bit. Initializes
to zero.
1
W1C = Cleared when 1 written.
TURBOchannel I/O Registers 3–3
- DEC 3000 300/400/500/600/700 1
- /800/900AXPModels 1
- SystemProgrammer’sManual 1
- Contents 3
- 8 TURBOchannel Dual SCSI ASIC 5
- 9 I/O Programming 5
- 17 DEC 3000 AXP PALcode 8
- Intended Audience 13
- Document Contents 13
- Associated Documents 14
- Conventions 15
- MLO-012116 19
- MLO-012117 22
- MLO-012118 25
- Memory and I/O Addressing 37
- 2.1 Memory Alignment 38
- 2.2 Memory Address Spaces 38
- 2.3 I/O Address Spaces 39
- Memory and I/O Addressing 2–7 43
- 2–8 Memory and I/O Addressing 44
- 2.5 CPU Registers 45
- MR−0061−93RAGS 46
- 2.6 Bcache Tag Space 48
- TURBOchannel I/O Registers 49
- W1C = Cleared when 1 written 51
- 05 04 03 02 01 0031 52
- MR−0066−93RAGS 52
- MR−0068−93RAGS 55
- /800/900) Models 57
- (Alternate address) 58
- 0 P 0 MAGIC # 60
- Bits Access Init. Description 61
- 26:0 R/WU UNP Failing address 61
- 31:27 R/WU UNP Reserved 61
- MR−0072−93RAGS 62
- (from FADR) 62
- Table 11 IMR—1.C281.FFFC 64
- Table 11, 1.C281.FFFC 64
- MR−0074−93RAGS 65
- 3.3.8 Scatter/Gather Map 67
- Address ASIC Registers 69
- 4.1.1 Operation 70
- 4.1.2 Boot Time 71
- 4.1.3 Improper Configuration 72
- 4.1.4 Disabling Memory 72
- 001520 19 18 163133 32 73
- MR−0075−93RAGS 73
- 05 04 0009 08151631 73
- MR−0076−93RAGS 73
- 05 04 002031 75
- MR−0078−93RAGS 75
- 5.2 Organization 78
- V F X PPN XXXX 79
- V P PPN UNP 79
- 6.1 Comparison of Features 82
- 6.2 CXTurbo Address Map 83
- 6.4 SFB ASIC Functions 87
- 6.4.1 Mode Register 89
- 00151631 90
- MR−0084−93RAGS 90
- 6.4.2 Planemask Register 92
- 6.4.3 Raster Op Register 93
- 6.4.4 PixelMask Register 94
- 6.4.6 PixelShift Register 95
- 6.4.7 Address Register 95
- 6.4.8 DEEP Register 95
- CLEAR_INTERRUPT Registers 96
- 6.4.10 Video Timing Registers 96
- (8 ms / 512) * 97
- 0000 BP SYNCH FP PIXELS 98
- 0000 BP SYNCH FP SLs 98
- 6.5 Bt459 RAMDAC 100
- 1.E200.0004 104
- 7.1 IOCTL Address Map 107
- 7.2 System FEPROM 108
- IOCTL ASIC 114
- /900 Models) 123
- Address Content Value 124
- 1.A008.007C TEST Pattern 7 AA 124
- 7.5 LANCE Register Addresses 125
- 7.6 SCC Register Addresses 125
- Address Register 126
- 7.7 RTC Register Addresses 127
- 7.8 ISDN Register Addresses 128
- (continued on next page) 129
- TURBOchannel Dual SCSI ASIC 133
- 8.2 Internal Registers 135
- INTERRUPT CONTROL 136
- Bit Access Reset Description 139
- 15:0 R/W 0 Interrupt Enable 139
- 31:16 R/W 0 Interrupt Mask 139
- Bit Access Reset Descriptron 140
- 07 0008151624 2331 141
- MR−0100−93RAGS 141
- MR−0102−93RAGS 143
- Read Register Write 145
- I/O Programming 147
- 9–2 I/O Programming 148
- 9.2.1 Physical DMA 149
- 9–4 I/O Programming 150
- 9.4.1 DMA Size 151
- 9.4.2 DMA Arbitration 151
- 9.4.3 I/O Timeout 152
- 9.4.4 I/O Conflicts 153
- 9.5 JUNKIO Subsystem 154
- I/O Programming 9–9 155
- 9–10 I/O Programming 156
- I/O Programming 9–13 159
- 9–14 I/O Programming 160
- 9.6 SCSI Interface 161
- 00010BID 00001PAR XXXXXB00 162
- Config 1 Config 2 Config 3 162
- MR−0184−93RAGS 164
- XX XX CCF 164
- 9.6.6 Aborting Transactions 165
- 15314763 171
- MR−0106−93RAGS 171
- PS[CM] Kernel mode 176
- and further information 176
- 11.1 Processor initialization 185
- 11.1.2 SROM Sequence 186
- 11.1.3 SYSROM Sequence 186
- 11.2 Bcache Initialization 187
- Firmware: Overview 189
- Firmware: Overview 12–3 191
- 12.2 Overview of the Console 192
- 12.4 Overview of PALcode 192
- Firmware: Overview 12–5 193
- DEC 3000 AXP Firmware ROMs 195
- 13.3 System ROM Format 197
- MLO-012121 202
- 14.2 Power-On Output 205
- 14.5 System Firmware Entry 209
- 14.5.3 Halt 212
- 14.5.4 Reentry Control 213
- Configuration 215
- 15.1 Main Configuration Table 216
- 15–4 Configuration 218
- from the beginning of 220
- 16.1 Console Device 225
- 16–2 Console 226
- 16.1.3 Attached Terminals 227
- 16.1.4 Built-In Terminals 227
- 16.2 Console Saved State 228
- 16.3 Console Program 228
- 16.3.2 Console Operation 229
- 16–6 Console 230
- 16.4 Console Commands 231
- 16.4.2 CONTINUE 233
- 16.4.3 DEPOSIT 233
- Console 16–11 235
- Console 16–13 237
- 16.4.4 EXAMINE 238
- Console 16–17 241
- 16.4.5 HALT 242
- 16.4.6 HELP 242
- 16.4.7 INITIALIZE 242
- 16.4.8 LOGIN 243
- 16.4.9 REPEAT 243
- 16.4.10 SET[ENV] 244
- 16–22 Console 246
- 16.4.11 SHOW/PRINTENV 249
- 16–26 Console 250
- Console 16–27 251
- 16.4.12 START 254
- 16.4.13 TEST 254
- 16.4.14 ! (COMMENT) 255
- 16.4.15 Console Security 255
- 16.5 Console Data Structures 256
- Console 16–33 257
- 16–34 Console 258
- Console 16–35 259
- HWRPB + 260
- to TBhint block 260
- to HWRPB + DSRDB 262
- are hexadecimal 262
- Name Value 264
- MR−0152−93RAGS 266
- 63 08 0039 266
- SBZ Proc_cnt SBZ PALtype alph 266
- Console 16–43 267
- 16–44 Console 268
- Component Description 269
- Autolock 270
- 16–48 Console 272
- 16–50 Console 274
- Console 16–51 275
- 16.6.1 The FIXUP Routine 277
- 16.6.2 The DISPATCH Routine 278
- Arguments 280
- Description 280
- Returns: 280
- PROCESS_KEYCODE 288
- RESETENV 292
- RESET_TERM 293
- ID-Name Type Description 295
- Console 16–71 295
- SET_TERM_INTR 296
- DEC 3000 AXP PALcode 301
- 17.3 MACHINE_RESET PALcode 305
- 17.4 Machine Check PALcode 305
- 17.5 INTERRUPT PALcode 306
- TURBOchannel Support 307
- Nonvolatile RAM 309
- MLO-012124 310
- MR−0158−93RAGS 312
- LK401_ID 312
- MR−0159−93RAGS 313
- CONSOLE_ID 313
- 19.5 Temporary Storage (TEMP) 314
- 19.8 NVR Security Flags 315
- 19.9 NVR Default Boot Flags 316
- Nonvolatile RAM 19–9 317
- 19.10 NVR SCSI Information 1 318
- Nonvolatile RAM 19–11 319
- 19–12 Nonvolatile RAM 320
- Dense and Sparse Space 321
- A–2 Dense and Sparse Space 322
- Dense and Sparse Space A–3 323
- A.3 Minimum Granularity 324
- A.6 Mapping I/O Addresses 325
- : Longword PA 327
- 0 1 7 0 0 420005 0 XX 327
- A–8 Dense and Sparse Space 328
- Glossary 329
- Glossary–2 330
- Glossary–3 331
- Glossary–4 332
- Technical Support 341
- Electronic Orders 341
- BUSINESS REPLY MAIL 344
Related products and manuals for Vacuum cleaners Vax 613 0S
Vacuum cleaners Vax V-118SP User's Guide
(12 pages)
(12 pages)
Vacuum cleaners Vax K-002 User's Guide
(12 pages)
(12 pages)
Vacuum cleaners Vax V-040 User Manual
(181 pages)
(181 pages)
Vacuum cleaners Vax V-060B Service Manual
(70 pages)
(70 pages)
Vacuum cleaners Vax V-041HS Service Manual
(299 pages)
(299 pages)
Vacuum cleaners Vax V-043 User's Guide
(8 pages)
(8 pages)
Vacuum cleaners Vax X-003B Owner's Manual
(169 pages)
(169 pages)
Vacuum cleaners Vax VEC-105 User's Guide
(30 pages)
(30 pages)
Vacuum cleaners Vax V-020U User's Guide
(8 pages)
(8 pages)
Vacuum cleaners Vax C89-M1 User Manual
(72 pages)
(72 pages)
Vacuum cleaners Vax Mach 9 User's Guide
(12 pages)
(12 pages)
Vacuum cleaners Vax VC-1002 Specifications
(141 pages)
(141 pages)
Vacuum cleaners Vax C90-EL SERIES Service Manual
(216 pages)
(216 pages)
Vacuum cleaners Vax V-118 User's Guide
(12 pages)
(12 pages)
© 2020, manymanuals.com. All rights reserved. | 1.081 s |
Manymanuals.com
Manymanuals.de
Manymanuals.fr
Manymanuals.it
Manymanuals.pl
Manymanuals.cz
Manymanuals.es
Manymanuals-pt.com
Comments to this Manuals