Vax 613 0S Instruction Manual Page 305

  • Download
  • Add to my manuals
  • Print
  • Page
    / 344
  • Table of contents
  • BOOKMARKS
  • Rated. / 5. Based on customer reviews
Page view 304
The PAL functions that include DEC 3000 AXP-specific code are:
MACHINE_RESET PALcode
MCHK—machine check PALcode
INTERRUPT—hardware interrupt PALcode
CFLUSH—flush a page from cache PALcode
Refer to the Alpha Architecture Reference Manual for further information on
standard PAL functions.
17.3 MACHINE_RESET PALcode
The algorithm of the MACHINE_RESET PALcode is:
- Save away variables passed in by the SERIAL ROM code
- Set up various internal processor registers and DECchip 21064--AA
machine state
- Run fixup on the system ROM code so it will be able to run at the
address at which it was loaded
- Enter the console
17.4 Machine Check PALcode
A machine check occurs in the following cases:
TURBOchannel parity error on an I/O read
Invalid I/O address on an I/O write
TURBOchannel timeout on an I/O read
ECC error on a CPU read
Backup cache tag parity error
Backup cache CTL parity error
Backup cache TAG parity error on LDxL or STxC
When these cases occur, PALcode builds a machine check logout frame (see
Figure 13), places its address in R4, builds an interrupt stack frame on the kernel
stack, and vectors to the address at location 660
16
from the start of the system
control block. The format of the system machine may be one of the following:
Architecture-specific—PAL temporary registers 0-31
Processor-specific—CPU-specific registers that are logged
System-specific—platform-specific registers.
Refer to the Alpha Architecture Reference Manual for details on the interrupt
stack frame.
The algorithm for the machine check PALcode is:
DEC 3000 AXP PALcode 17–5
Page view 304
1 2 ... 300 301 302 303 304 305 306 307 308 309 310 ... 343 344

Comments to this Manuals

No comments