Vax 613 0S Instruction Manual Page 333

  • Download
  • Add to my manuals
  • Print
  • Page
    / 344
  • Table of contents
  • BOOKMARKS
  • Rated. / 5. Based on customer reviews
Page view 332
Index
*, 16–10
+, 16–10
-, 16–10
-b, 16–10
-fi, 16–8
-fl, 16–8
-l, 16–10
-n, 16–10
-pm, 16–10
-q, 16–10
-s, 16–10
-u, 16–10
-vm, 16–10
-w, 16–10
@, 16–10
A
ABOX_CTL, see ABOX control register
Aborting transactions on dual SCSI, 9–19
ABOX control register, 2–9 to 2–10
fields, 2–10
format and settings in 300 models, 2–9
format and settings in 400/500/600/700/800/900
models, 2–9
300 models
figure, 2–9
400/500/600/700/800/900 models
figure, 2–10
Address ASIC
memory configuration registers (400/500/600
/700/800/900 models), 4–2 to 4–5
victim address register and counter register,
4–6 to 4–7
initialization, 4–6
Address register, SFB ASIC, 6–15
Addresses, symbolic, 16–12
Audio interface, 9–13
AUTO_ACTION keyword, 16–20
B
Backup cache, see Bcache
BIU_CTL, see Bus interface unit control register
Background register, SFB ASIC, 6–14
Baud rate, serial lines, 9–10
Bcache
initialization, 11–3
sample tag, 2–12
tag space, 2–12
BCONT register, SFB ASIC, 6–16
Bit decode map TURBOchannel interface, 2–7 to
2–8
Boot address space, initial (figure), 14–10
BOOT console command, 16–7
parameters, 16–7
qualifiers, 16–7
BOOTDEF_DEV keyword, 16–20
BOOTDEF_OSFLAGS keyword, 16–20
BOOTDEF_RESET keyword, 16–20
Bresenham register 1, 6–10
Bresenham register 2, 6–11
Bresenham register 3, 6–11
Bt459 RAMDAC, 6–20 to 6–23
color map and control registers, 6–20
cursor operation, 6–23
updating color map, 6–23
updating control registers, 6–23
Bus interface unit control register, 2–11 to 2–12
figure, 2–11
meaning of fields, 2–11
300 model format and settings, 2–11
400/500/600/700/800/900 model format and
settings, 2–11
Byte-masked I/O read operations, A–4 to A–5
C
Cache, module-level secondary, see Bcache
CIR, see dual SCSI control interrupt register
53C94
aborting transactions, 9–19
configuration and programming, 9–16
configuration registers, 9–16
unaligned DMA write operation, 9–19
53CF94-2
aborting transactions, 9–19
clock conversion factor register, 9–17
configuration and programming, 9–16 to 9–18
configuration registers, 9–17
initiation of DMA transfers, 9–18 to 9–19
interrupt service, 9–19
Index–1
Page view 332
1 2 ... 328 329 330 331 332 333 334 335 336 337 338 ... 343 344

Comments to this Manuals

No comments