Vax 613 0S Instruction Manual Page 170

  • Download
  • Add to my manuals
  • Print
  • Page
    / 344
  • Table of contents
  • BOOKMARKS
  • Rated. / 5. Based on customer reviews
Page view 169
10.2 Behavior of System Hardware Under Errors
When an exception or interrupt occurs, the CPU empties its execution pipeline,
loads the current PC into the EXC_ADDR IPR, and dispatches to an exception
PAL routine. If multiple exceptions occur, the CPU dispatches to the highest
priority applicable PAL entry point. The PAL entry point is specified as the value
of PAL_BASE IPR plus a condition-specific offset. Table 37 lists the entry points
from highest to lowest priority.
Table 37 Priority of PAL Entry Points
Entry
Name Offset Cause
RESET 0000 Initial power-up, double error
MCHK 0020 Uncorrected HW error
ARITH 0060 Arithmetic exception
INTR 00E0 I/O interrupt, CRDs, IntTimr, Halt
DTB_MISS 09E0 Data translation buffer miss
UNALIGN 11E0 DStream unaligned REFERENCE
DTB_
FAULT
01E0 Other DStream memory management errors
ITB_MISS 03E0 Instruction translation buffer miss
ITB_ACV 07E0 IStream ACCVIO
IDPE 0FE0 Icache data parity error
ITPE 0BE0 Icache tag parity error
CALLPAL 2000,40,60-3EF0 256 locations based on instr[7:0]
OPDEC 13E0 Reserved/privileged opcode
FEN 17E0 Floating-point op issued with FP disabled
10–4 Hardware Exceptions and Interrupts
Page view 169
1 2 ... 165 166 167 168 169 170 171 172 173 174 175 ... 343 344

Comments to this Manuals

No comments